The Role of Ultrafine Crystalline Behavior and Trace Impurities in

Dec 10, 2018 - By continuing to use the site, you are accepting our use of cookies. Read the ACS privacy policy. CONTINUE. pubs logo. 1155 Sixteenth S...
0 downloads 0 Views 2MB Size
Subscriber access provided by University of Otago Library

Article

The Role of Ultrafine Crystalline Behavior and Trace Impurities in Copper on Intermetallic Void Formation Glenn Ross, Per Malmberg, Vesa Vuorinen, and Mervi Paulasto-Kröckel ACS Appl. Electron. Mater., Just Accepted Manuscript • DOI: 10.1021/acsaelm.8b00029 • Publication Date (Web): 10 Dec 2018 Downloaded from http://pubs.acs.org on December 14, 2018

Just Accepted “Just Accepted” manuscripts have been peer-reviewed and accepted for publication. They are posted online prior to technical editing, formatting for publication and author proofing. The American Chemical Society provides “Just Accepted” as a service to the research community to expedite the dissemination of scientific material as soon as possible after acceptance. “Just Accepted” manuscripts appear in full in PDF format accompanied by an HTML abstract. “Just Accepted” manuscripts have been fully peer reviewed, but should not be considered the official version of record. They are citable by the Digital Object Identifier (DOI®). “Just Accepted” is an optional service offered to authors. Therefore, the “Just Accepted” Web site may not include all articles that will be published in the journal. After a manuscript is technically edited and formatted, it will be removed from the “Just Accepted” Web site and published as an ASAP article. Note that technical editing may introduce minor changes to the manuscript text and/or graphics which could affect content, and all legal disclaimers and ethical guidelines that apply to the journal pertain. ACS cannot be held responsible for errors or consequences arising from the use of information contained in these “Just Accepted” manuscripts.

is published by the American Chemical Society. 1155 Sixteenth Street N.W., Washington, DC 20036 Published by American Chemical Society. Copyright © American Chemical Society. However, no copyright claim is made to original U.S. Government works, or works produced by employees of any Commonwealth realm Crown government in the course of their duties.

Page 1 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

The Role of Ultrafine Crystalline Behavior and Trace Impurities in Copper on Intermetallic Void Formation Glenn Ross,*† Per Malmberg, ‡ Vesa Vuorinen,† and Mervi Paulasto-Kröckel†

† Department

of Electrical Engineering and Automation, Aalto University, P.O.Box

13500, FIN-00076 Aalto, Finland



Chemistry and Chemical Engineering, Chalmers University of Technology, Kemivägen

10, SE-412 96 Gothenburg, Sweden

*Corresponding author: [email protected]

ABSTRACT

ACS Paragon Plus Environment

1

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 2 of 41

In the microelectronic component industry, due to the miniaturization of functional units, the interaction of materials and interfaces play a much more significant role in their performance. The result of this is that ultrafine crystalline and trace impurity behavior impact on a devices operation to a much greater extent. This is the case with microconnects for 3D integration, such as micro-bumps. Any unwanted crystalline behavior or interfacial segregated impurities can drastically alter a micro-connects performance. A particular issue being intermetallic void formation, often known as Kirkendall voiding. Currently it is unclear under what conditions voids form and how to prevent them. This work studies the microstructural and compositional differences between samples with different voiding densities. Results show that samples that exhibit an ultrafine crystalline have a higher propensity to exhibit voiding. Also, there is a high concentration of trace impurities located in the electrochemically deposited Cu layer. After isothermal annealing, high concentrations of impurities are located at the interface between Cu and the Cu-Sn intermetallic of Cu3Sn. An alternative explanation to the traditional Kirkendall void formation theory is presented. The explanation is based on the interaction of trace impurities from the electroplating process, and the microstructural evolution.

ACS Paragon Plus Environment

2

Page 3 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

KEYWORDS: Intermetallic Voids, Kirkendall Voids, Microstructure, Impurities, Residual Stress, Scanning Transmission Electron Microscopy, X-Ray Diffraction, Time-of-Flight Secondary Ion Mass Spectroscopy.

1. Introduction

As the semiconductor industry scales its materials and interfaces to match the rate of transistor miniaturization, ultrafine crystalline behavior and trace impurities begin to play a major role in materials and interfacial behavior.1 Texturing and impurities, often in the parts-per-million ppm or parts-per-billion ppb range, can lead to a range of undesirable effects on the performance of high density micro-connects. For example with microbumps and solid-liquid interdiffusion (SLID) bonding of micromechanical systems (MEMS) for 3D integration. Such undesirable effects can include interfacial weakening, cracking and delamination. Impurities can exacerbate this behavior by causing segregated precipitates and voiding that changes the microstructural performance. One

ACS Paragon Plus Environment

3

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 4 of 41

effect, and the focus of this paper, is intermetallic void formation often referred to as Kirkendall voiding. Intermetallic voids form at the interface between Cu and the Cu-Sn intermetallic compound (IMC) of Cu3Sn (ε) and have been cited as the root-cause of reduced structural performance of interconnects.2–5 Traditionally intermetallic void formation is believed to be a result of the Kirkendall effect, which is the diffusion imbalance between two adjacent metals.6 The Cu-Sn system studied in this work is an example of this. Numerous studies7–9 have shown that at Cu-Sn solidus temperatures, Cu in the ε-phase is the dominant diffusing species. As a consequence of the diffusion imbalance and the vacancy mechanism for substitutional diffusion, in order to maintain a flux-balance, Sn and vacancies must diffuse towards Cu (JCu-JSn-JVa=0). This results in the supersaturation of vacancies at the Cu/ε interface that eventually aggregate and result in the formation of voids. This is the basis of Kirkendall void formation theory.10 However, the flaw in this hypothesis is that frequently the propensity for void formation is not consistent between Cu-Sn samples. A number of studies11,12 have shown that when oxygen-free high conductive (OFHC) Cu is combined with an electroplated, or reflowed

ACS Paragon Plus Environment

4

Page 5 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

Sn layer, the interface experiences little to no propensity to void. Whereas electrochemically deposited Cu has, depending on the processing parameters, exhibited varying voiding densities.12 More recently research has shown a strong dependence on the electroplating parameters, such as the Cu electroplating additives and current density, to name a few.12–17 These results suggest that even though the Kirkendall effect may contribute to void formation, there must also be other contributing factors. If the Cu electroplating parameters affect the voiding propensity of a Cu-Sn interface, they must also impact the underlying microstructure and chemical composition. These properties need to be understood in order to better understand the void forming mechanisms. Developed in this paper is an understanding of the microstructure and chemical composition of the Cu-Sn interface for different voiding conditions. Three different electroplating chemistries are examined which produce different voiding propensities. Microstructural properties are analyzed using scanning transmission electron microscopy (STEM), electron diffraction and x-ray diffraction (XRD). The material chemistry is probed with time-of-flight secondary ion mass spectroscopy (ToF-SIMS). From these results an alternative intermetallic void formation hypothesis is proposed.

ACS Paragon Plus Environment

5

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 6 of 41

2. Materials and Methods

2.1 Sample preparation

All samples were prepared on 100 mm p-Type Si wafers. Two sample sets were fabricated: (i) samples for SEM, TEM/STEM cross-sectional analysis and XRD and (ii) samples for the ToF-SIMS analysis. The fabrication steps for the two sample sets are indicated in Figure 1. Sample set (i) was prepared by sputtering a thin 20 nm Cr barrier/adhesion followed by a 100 nm of Cu seed-layer. Following magnetron sputtering, a 3 µm layer of Cu and 2 µm layer of Sn was electrochemically deposited. To influence the voiding propensity, a selection of additives commonly used in electroplating chemistries was selected for the electrochemical Cu bath: Bis-(3-sulfopropyl)-disulfide or SPS, Poly(ethylene glycol) or PEG and a synergistic combination of SPS and PEG, SPS+PEG. An overview of the bath compositions are given in Table 1. Electrochemical Sn was deposited from a common commercial solution (NB Semiplate Sn 100).

ACS Paragon Plus Environment

6

Page 7 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

Sample set (ii) was fabricated by first depositing a 120 nm thick plasma-enhanced chemical vapor deposed (PECVD) SiO2 layer. Subsequently, a magnetron sputter layer of 100 nm Pt, 20 nm Cr and 100 nm Cu was deposited. A 1 µm thin layer of electrochemical Cu and 5 µm layer of electrochemical Sn was deposited. The electrochemical Cu and Sn were deposited under the same conditions and using the same baths as in sample set (i). To probe the interface of interest with ToF-SIMS with the maximum depth resolution, the interface must be located close to the surface, so the weak adhesion interface (SiO2/Pt) was delaminated by exfoliation. The delaminated layer was remounted on a brass substrate using low-outgassing epoxy adhesive Loctite EA 9492. As the Pt layer is now on the surface and there is a thin electroplated Cu layer (1 µm), depth resolution is enhanced. Both sample sets included non-annealed and isothermally annealed samples. Isothermal annealing was done at 423K (150°C) for a duration of 4 hours.

ACS Paragon Plus Environment

7

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 8 of 41

Figure 1. Illustration of the structure of (i) cross-section, (S)TEM and XRD samples and (ii) ToF-SIMS samples.

Table 1. Overview of samples and the sample electrochemical deposition chemistries.

ACS Paragon Plus Environment

8

Page 9 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

Sample Concentration

Chemical

0.25 M Copper sulphate SPS

1.8 M Sulphuric acid 1.92 mM Hydrochloric acid 0.01 mM Bis-(3-sulfopropyl)-disulfide (SPS) 0.25 M Copper sulphate

PEG

1.8 M Sulphuric acid 1.92 mM Hydrochloric acid 0.059 mM Poly(ethylene glycol) (PEG) 0.25 M Copper sulphate

SPS+PEG

1.8 M 1.92 mM 0.01 mM 0.059 mM

Formula CuSO4·5H2O

Aldrich 209198

H2SO4 HCl C6H12Na2O6S4

Aldrich 40306 Aldrich 40304 Raschig RALU®PLATE SPS

CuSO4·5H2O

Aldrich 209198

H2SO4 HCl H(OCH2CH2)nOH

Aldrich 40306 Aldrich 40304 Aldrich 202444

CuSO4·5H2O

Aldrich 209198

H2SO4 Sulphuric acid Hydrochloric acid HCl C6H12Na2O6S4 Bis-(3-sulfopropyl)-disulfide (SPS) H(OCH2CH2)nOH Poly(ethylene glycol) (PEG)

Supplier

Aldrich 40306 Aldrich 40304 Raschig RALU®PLATE SPS Aldrich 202444

2.2 Characterization methods

Scanning electron microscopy (SEM) cross-sections from the sample set (i) was done to determine the microstructure and voiding density in the non-annealed and annealed samples. Samples were cross-sectioned and ion-polished using the Gatan Ilion +. A JEOL JSM-6330F field emission SEM was used for the cross-sectional imaging with a back scattering electron detector. TEM lamellas were prepared using a focused ion beam (FIB), employing a in-situ lamella lift-out process. A dual-beam (SEM-FIB) Helios NanoLab 600 was used for the lamella preparation. The transmission electron microscopy (TEM) and scanning

ACS Paragon Plus Environment

9

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 10 of 41

transmission electron microscopy (STEM) was conducted using the JEOL JEM-2800 operating at 200 kV.

The x-ray diffraction (XRD) measurements were performed with a Rigaku SmartLab operating with a 9 kW rotating Cu anode source. The XRD was performed in two measurement configurations for both a wide-2D diffraction map and residual stress sin2ψ. The wide-2D diffraction maps were taken with a focused incident beam and a 2D hybrid pixel array detector operated in 2D with an active area of 3000 mm2. The wide2D diffraction measurements were performed at incremental χ angles, the measurements stitched together and the results are presented in 2θ-χ space. The specimen and laboratory reference frames used in the XRD wide-2D diffraction maps can be seen in Figure 2 subfigure (a). The diffraction vector in this measurement moves in the S3-S1 plane at increasing values of χ. The residual stress measurements were carried out in parallel beam mode to avoid instrumental alignment errors and aberrations. The diffracted beam was passed through a 0.114° parallel slit analyzer (PSA) to the 2D hybrid pixel array detector operating in 0D mode. The diffraction vector

ACS Paragon Plus Environment

10

Page 11 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

is moved in the S3-S2 plane at increasing values of ψ, which can be seen in Figure 2 subfigure (b). The range of ψ was limited by the arrangement of the systems’ goniometer. Multiple higher-order reflections were acquired in order to achieve: (i) best least-squares data fit and (ii) larger d-spacing change as a function of ψ.

ACS Paragon Plus Environment

11

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 12 of 41

Figure 2. XRD specimen (Sx) and laboratory (Lx) reference frames used in the (a) wide2D diffraction scan, where the diffraction vector moves in the S3-S1 plane at increasing values of χ and (b) residual stress sin2ψ measurement, where the diffraction vector moves in the S3-S2 plane at increasing values of ψ.

TOF-SIMS analysis was performed using a ToF-SIMS V instrument (ION-ToF, GmbH, Münster, Germany) equipped with a 25 keV Bismuth LMIG (Liquid metal ion gun) and a Cs sputter source. Depth profiling was performed in the interlaced mode with an analysis area of 100 µm x 100 µm (128x128 pixels) and a sputter area of 300 µm x 300 µm. Analysis was performed in the negative ion mode using the high current bunched mode, with pulsed primary ion beam (Bi3+, 0.4 pA) with a focus of approximately 2 μm and with a mass resolution of at least M/ΔM = 6000 fwhm at m/z 500. The Cs source was used at 3keV at 16 nA. The total Cs ion dose density of ranged between 1e18 and 2e18 for the different depth profiling experiments. All depth profiles were acquired and processed with the Surface Lab software (version 6.7, ION-TOF GmbH, Münster, Germany).

ACS Paragon Plus Environment

12

Page 13 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

3. Results and Discussion

To show the impact of the different electropating chemistires on the voiding propensity of the Cu-Sn interfaces, SEM micrographs of the six samples are presented in Figure 3. Sub-figures (a) to (c) are the non-annealed samples, followed by (d) to (f) that have been isothermally annealed at 423K (150°C) for 4 hours. Clearly illustrated is an electrochemical Cu chemisty dependancy on void formation. The SPS samples exhibit moderate void formation, PEG undergoes dense void formation, particularly after isothermal annealing, that forms a partial crack like void at the interface. In contrast, the SPS+PEG experiences little to no voiding. In the Cu-Sn system at the tempeatures that are used, there are two stoichiometric compounds, Cu3Sn (ε) and Cu6Sn5 (η’).18 It can be seen that in the non-annealed samples macroscopic voids have already began to form. Also, there is rapid diffusion of Cu into Sn, predominantly at the grain-boundaries of Sn. The grain boundary diffusion component is significant at room temperautre,19,20 and substantial formation of η’-phase can be seen from the micrographs (and the ε-

ACS Paragon Plus Environment

13

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 14 of 41

phase as will be seen in the subsquent STEM micrographs). Void formation always occurs within the ε-phase.

Figure 3. SEM-BSE micrographs of the non-annealed samples (a) SPS, (b) PEG and (c) SPS+PEG, followed by the isothermally annealed samples at 423K (150°C) for 4 hours of (d) SPS, (e) PEG and (f) SPS+PEG. The structure of the samples is presented on the left side of the figure.

ACS Paragon Plus Environment

14

Page 15 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

The SEM cross-sections reveal that there is a voiding propensity difference between the samples and that there is a change during isothermal annealing. STEM cross-sections show the microstructural differences. Figure 4 shows STEM-BF micrographs for the six samples. Subfigure (a) to (c) are the non-annealed samples and (d) to (f) are the isothermally annealed samples. Once again, there is a clear voiding difference between the samples, and notable are the crystal size differences. SPS and PEG samples exhibit an ultrafine crystalline microstructure, whereas the SPS+PEG sample has a significantly larger crystal size. Interestingly there is little change in the crystal structure of all three samples as a function of isothermal annealing, particularly for the SPS and PEG samples where one would expect crystal growth to occur. In all samples it appears that the crystal growth is being inhibited. One additional feature of the microstructure of the SPS and the PEG samples is the significant number of crystal defects within the Cu grains themselves, these appear to increase after isothermal annealing, as twinning and stacking faults. This suggests a certain level of residual stress induced plastic

ACS Paragon Plus Environment

15

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 16 of 41

deformation within the Cu layer, which will be determined by the XRD residual stress analysis.

Figure 4. STEM-BF micrographs of non-annealed samples (a) SPS, (b) PEG and (c) SPS+PEG, followed by the isothermally annealed samples 423K (150°C) for 4 hours (d) SPS, (e) PEG and (f) SPS+PEG. The structure of the samples is presented on the left of the figure.

ACS Paragon Plus Environment

16

Page 17 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

TEM select area diffraction patterns (SADP) of the Cu were taken, which are presented in Figure 5. Si was included in the area to reference the texture direction of the Cu crystals. The SADP confirms the ultrafine crystalline structure of the SPS and PEG samples. The discrete diffraction spots of the SPS+PEG SADP indicates a comparatively large crystal size. The SADP shows there are slight texture differences between the SPS and PEG samples, as the Cu(111) lattice planes in the SPS sample appear to have a narrow distribution around the substrate perpendicular direction, whereas the PEG sample appears to have a wider distribution.

ACS Paragon Plus Environment

17

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 18 of 41

Figure 5. (a) HRTEM micrograph of the non-annealed SPS samples indicating the SADP region. The SADP of the non-annealed samples (b) SPS, (c) PEG and (d) SPS+PEG.

To better determine the crystral behavior over a larger sample area, XRD was used to map the diffraction patterns in 2θ-χ space. The results of the wide-2D diffraction maps can be seen in Figure 6. As noted in the SADP, there are crystallographic texture differences between the samples. However there does not appear to be a specific

ACS Paragon Plus Environment

18

Page 19 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

texturing behavior that could be associated with void formation, suggesting that texturing does not play a role. This is in contrast two previous papers21,22 that suggest voiding favors Cu samples with preferred orientations. SPS has a preferential orientation of the Cu(111) peak, whereas the PEG exhibits a more random orientation. The SPS+PEG sample exhibits, to a certain degree, Cu(111) texturing and also the Cu(200). Interestingly, in all samples after isothermal annealing, there are two common phenomena occurring. Firstly the full width at half maximum (FWHM) appears to increase significantly. The increased FWHM indicates there is a wider distribution of lattice d-spacings. The major contributor to this wider distribution is an increase in the average grain size. The second phenomenon is a shift in the 2θ value with increasing χ values. This indicates that as the diffraction vector moves parallel to the sample surface the d-spacing increases, suggesting there is a residual stress component.

ACS Paragon Plus Environment

19

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 20 of 41

Figure 6. XRD wide-2D diffraction scan, (a) SPS samples, (b) PEG samples and (c) SPS+PEG samples of the non-annealed samples (upper) and the annealed samples (lower). The indicated peaks are from Cu (111), (200) and (220).

Residual sin2ψ stress measurements were made from the six samples to assess the impact residual stress has on the voiding propensity. For the residual stress determination the methods presented by Leeuwen et al.23 and extended by Welzel et

al.24 were utilized. A comprehensive overview of the methods can be found in these

ACS Paragon Plus Environment

20

Page 21 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

articles, and also in a review article by Welzel et al.25. The effective grain-interaction model, that includes the Vook-Witt, Inverse Vook-Witt, Reuss and Voigt models, has been applied using the non-linear least squares method to the sin2ψ plots of the Cu(220), Cu(400) and Cu(331) reflections. The result of the data fitting can be seen in Figure 7 and the residual stress values are listed in Table 2. Results show that all samples have a rotationally symmetric tensile residual stress component, with the SPS+PEG sample having the smallest value. After isothermal annealing all tensile stress values increased. This is somewhat counterintuitive, as one would expect the film to relax during the thermal process.

ACS Paragon Plus Environment

21

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 22 of 41

Figure 7. The Sin2ψ results for the Cu(220), Cu(400) and Cu(331) reflections of the nonannealed and annealed (a) SPS, (b) PEG and (c) SPS+PEG samples.

ACS Paragon Plus Environment

22

Page 23 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

Table 2. Results of the least squares fit of the rotationally symmetric average residual stress for the six samples.

Sample SPS PEG SPS+PEG

Annealing Hours 0 4 0 4 0 4

||S MPa 40.0 ±16.5 128.7 ±15.0 51.4 ±15.8 151.5 ±9.1 12.1 ±4.5 72.4 ±7.1

Δ||S MPa +88.6 +100.1 +60.3

In the non-annealed samples, the Cu film is in a relatively “stress-free” state. The SPS and PEG samples exhibit a slightly higher tensile stress value, that appears to be due to the inclusion of impurities and a more complex microstructural state. During isothermal annealing the situation becomes more complicated. Due to the coefficient of thermal expansion (CTE) difference between the Si substrate and the metallic layers, after heating the Cu-Sn layers will enter a more compressive stress state. Strain hardening occurs to counter this compressive stress by grain size reduction, that hinders

ACS Paragon Plus Environment

23

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 24 of 41

dislocation motion. In addition to this, solid-state interdiffusion and reaction of Cu and Sn results in the formation of the intermetallic compounds that produces a volumetric change. The volumetric change occurring during the early formation of the intermetallic compounds can be estimated by (Eq1 and Eq2).

𝑆𝑛 ∆𝑉 = 𝑉𝜀𝑚 ― 3𝑉𝐶𝑢 𝑚 ― 𝑉𝑚

(1)

𝑆𝑛 ∆𝑉 = 𝑉𝜂𝑚′ ― 6𝑉𝐶𝑢 𝑚 ― 5𝑉𝑚

(2)

′) Where ∆Vis the volumetric change due to the formation of the ε and η’-phases, 𝑉(𝜀,𝜂 is 𝑚

the molar volume of the ε (𝑉𝜀𝑚 = 27.30) and η’ (𝑉𝜂𝑚′ = 118.01)26 and 𝑉(𝐶𝑢,𝑆𝑛) is the molar 𝑚 𝑆𝑛 3 volume of Cu (𝑉𝐶𝑢 𝑚 = 7.11 ) and Sn (𝑉𝑚 = 16.29 ) in cm /mol. When determining the

volumetric change during the formation of the IMCs, there is a net decrease of -10.32 cm3/mol or -27.4% and -6.1 cm3/mol or -4.9% due to the formation of the ε and η’phases respectively. This is a significant volume shrinkage and would undoubtedly result in a significant local tensile stresses at the Cu/ε interface. Finally the samples are cooled to room temperature. Due to strain hardening of the Cu layer at the elevated temperature, when cooled the CTE mismatch between Si and Cu results in the

ACS Paragon Plus Environment

24

Page 25 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

increased average tensile stresses seen in Table 2. Certainly, if significant tensile stresses are present, this can provide the additional energy required to form new surfaces and contribute to void growth after the nucleation phase.27

To understand trace impurities in the Cu-Sn system, more specifically at the Cu/ε interface, ToF-SIMS has been used in the dynamic mode, to study the impurities as a function of depth from the exfoliated Pt surface. ToF-SIMS was chosen for its detection sensitivity in the ppm and ppb range.28 The trace impurities that are of interest are the components of the additives that breakdown during electroplating, such as C, Cl, O and S. It must be noted that as the sputtering depth increases the depth resolution decreases, due to differing sputtering rates in the dissimilar materials within the polycrystalline material itself and at the non-uniform interfaces (i.e. Cu/ε interface). The results of the measurements can be seen in Figure 8.

A striking feature in the ToF-SIMS results is the difference in the trace impurities between the SPS+PEG, and the SPS and PEG samples. Both SPS and PEG samples show large trace impurity content in the Cu layer that include C, Cl, O and S.

ACS Paragon Plus Environment

25

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 26 of 41

Additionally, after isothermal annealing the impurities occupy primarily the Cu and εphase with the Cu/ε interface showing, in both the SPS and PEG the greatest concentration.

ACS Paragon Plus Environment

26

Page 27 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

Figure 8. ToF-SIMS results from SPS (a) non-annealed and (b) annealed, PEG (c) nonannealed and (d) annealed, and SPS+PEG (e) non-annealed and (f) annealed. The estimated phase boundaries are indicated by dashed lines.

ACS Paragon Plus Environment

27

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 28 of 41

Results have shown that a Cu-Sn system that exhibits a high propensity to void has an ultrafine crystalline Cu microstructure that appears to experience grain size reduction during thermal annealing due to thermally induced stresses. In addition to the grain structure, the number of defects within the Cu microstructure appears to be higher in SPS and PEG samples.

The XRD results revealed a narrow distribution of Cu(111) orientation for SPS around the substrate in the direction perpendicular to the substrate, for PEG the distribution was much larger. The SPS+PEG appeared to have a competing preferred orientation between Cu(111) and Cu (200). Voided samples showed relatively higher tensile residual stress components, that corresponds to the higher defect density and impurities in the Cu microstructure. The ToF-SIMS results clearly showed that there is a high trace impurity concentration of C, Cl, O and S in the Cu electrochemically deposited Cu and in the Cu/ε after isothermal annealing. From these results an alternative intermetallic

ACS Paragon Plus Environment

28

Page 29 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

void formation hypothesis is proposed. A graphical illustration of this is presented in Figure 9.

ACS Paragon Plus Environment

29

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 30 of 41

Figure 9. Proposed void formation mechanisms, (i) is the co-deposition of impurities that occurs during Cu electroplating, (ii) is the segregation of impurities to defects and grainboundaries, (iii) is the formation of voids and (iv) is the proposed localized void formation mechanisms as a function of time (t1 to t4).

From (i) to (iii) are the proposed progressive phases of intermetallic void formation, with (vi) being the localized illustration of void formation as a function of time (t1 to t4). Stage (i) is the deposition phase where trace electroplating impurities have been trapped into the Cu matrix due to the non-synergistic behavior of the Cu electroplating chemistry. These trace impurities are distributed throughout the Cu layer. Stage (ii) is the early formation of the IMCs through Cu dominated diffusion, in addition segregation of impurities to the Cu grain boundaries and other lattice defects occurs. Previous studies29 have shown that the formation energies of dilute solutions (containing Cl) are less energetically favorable to form within the Cu matrix, causing trace impurities to migrate to more thermodynamically favorable sites such a lattice defects. Stage (iii) is

ACS Paragon Plus Environment

30

Page 31 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

the intermetallic void formation stage. As Cu further diffuses into Sn, the moving Cu/ε interface reaches a lattice defect, such as a grain boundary. The lattice defects containing impurities have multiple effects on the impinging interface. Firstly, the segregated impurity disrupts the grain boundary component of Cu diffusion, and secondly it causes pinning of the moving Cu/ε interface to occur. This pinning produces a dragging force on the impinging interface. Behind the lattice defect is an inconsistency that produces a coalescence of vacancies. After the initial nucleation, tensile stresses cause new surfaces to form enabling further growth and eventually resulting in a void.

4. Conclusions

In concussion this work has presented the microstructure and trace impurity content of three samples that exhibit different intermetallic voiding propensities. The results of a high voiding propensity sample revealed a microstructure that had an ultrafine crystalline structure with a large number of crystal defects saturated by trace impurities. Voided samples experienced varying levels of preferential Cu (111) texturing when compared to the non-voided sample that had competing preferential texturing of

ACS Paragon Plus Environment

31

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 32 of 41

Cu(111) and Cu(200) perpendicular to the substrate surface. From these results it appears that texturing does not play a major role in void formation. Average tensile residual stresses were slightly higher in the voided samples, which increased during thermal annealing and IMC formation, due to the volumetric change in the ε- and η’phases and CTE mismatch between the metal layers and the Si substrate. A revised model not solely based on the Kirkendall void theory was presented. The model proposed that trace impurities trapped during the electroplating process segregate to lattice defects such as grain boundaries. When the moving Cu/ε interface reaches one of these lattice defects, pinning of the interface occurs, causing interfacial drag. In addition, the contribution of grain boundary diffusion is inhibited due to the saturation of trace impurities. This leaves behind an inconsistency that allows the coalescence of saturated vacancies and subsequent tensile stress induced void growth.

ACKNOWLEDGMENT

ACS Paragon Plus Environment

32

Page 33 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

The authors would like to thank Okemtic for the supply of Si wafers. We acknowledge the provision of facilities and technical support by Aalto University at OtaNano – Microscopy Center (Aalto-NMC).

REFERENCES (1)

Tu, K. N. Reliability Challenges in 3D IC Packaging Technology. Microelectron.

Reliab. 2011, 51 (3), 517–523.

(2)

Xu, L.; Pang, J. H. L.; Che, F. Impact of Thermal Cycling on Sn-Ag-Cu Solder Joints and Board-Level Drop Reliability. J. Electron. Mater. 2008, 37 (6), 880–886.

(3)

Ding, M.; Wang, G.; Chao, B.; Ho, P. S.; Su, P.; Uehling, T. Effect of Contact Metallization on Electromigration Reliability of Pb-Free Solder Joints. J. Appl. Phys. 2006, 99 (9), 094906.

(4)

Kim, J. Y.; Yu, J.; Kim, S. H. Effects of Sulfide-Forming Element Additions on the Kirkendall Void Formation and Drop Impact Reliability of Cu/Sn-3.5Ag Solder

ACS Paragon Plus Environment

33

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 34 of 41

Joints. Acta Mater. 2009, 57 (17), 5001–5012.

(5)

Zeng, K.; Stierman, R.; Chiu, T. C.; Edwards, D.; Ano, K.; Tu, K. N. Kirkendall Void Formation in Eutectic SnPb Solder Joints on Bare Cu and Its Effect on Joint Reliability. J. Appl. Phys. 2005, 97 (2), 24508.

(6)

Kirkendall, A. D. S. and E. O. A. D. Smigelskas and E. O. Kirkendall, “Zinc Diffusion in Alpha Brass,” Transactions of AIME, Vol. 171, 1947, Pp. 130-142. Trans. AIME 1947, 130–142.

(7)

Paul, A.; Ghosh, C.; Boettinger, W. J. Diffusion Parameters and Growth Mechanism of Phases in the Cu-Sn System. Metall. Mater. Trans. A Phys. Metall. Mater. Sci. 2011, 42 (4), 952–963.

(8)

Paul, A.; Kodentsov, A. A.; Loo, F. J. J. Van. Intermetallic Growth and Kirkendall Effect Manifestations in Cu / Sn and Au / Sn Diffusion. Zeitschrift für Met. 2004, 95 (10), 913–920.

(9)

Vuorinen, V.; Laurila, T.; Mattila, T.; Heikinheimo, E.; Kivilahti, J. K. Solid-State

ACS Paragon Plus Environment

34

Page 35 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

Reactions between Cu(Ni) Alloys and Sn. J. Electron. Mater. 2007, 36 (10), 1355– 1362.

(10) O, M.; Vakanas, G.; Moelans, N.; Kajihara, M.; Zhang, W. Formation of Compounds and Kirkendall Vacancy in the Cu-Sn System. Microelectron. Eng. 2014, 120, 133– 137.

(11) Wang, Y. W.; Lin, Y. W.; Kao, C. R. Kirkendall Voids Formation in the Reaction between Ni-Doped SnAg Lead-Free Solders and Different Cu Substrates.

Microelectron. Reliab. 2009, 49 (3), 248–252.

(12) Kim, J. Y.; Yu, J. Effects of Residual Impurities in Electroplated Cu on the Kirkendall Void Formation during Soldering. Appl. Phys. Lett. 2008, 92 (9), 092109.

(13) Ross, G.; Vuorinen, V.; Paulasto-Kröckel, M. Void Formation and Its Impact on CuSn Intermetallic Compound Formation. J. Alloys Compd. 2016, 677, 127–138.

(14) Liu, Y.; Wang, J.; Yin, L.; Kondos, P.; Parks, C.; Borgesen, P.; Henderson, D. W.; Cotts, E. J.; Dimitrov, N. Influence of Plating Parameters and Solution Chemistry

ACS Paragon Plus Environment

35

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 36 of 41

on the Voiding Propensity at Electroplated Copper–solder Interface. J. Appl.

Electrochem. 2008, 38 (12), 1695–1705.

(15) Lee, H.; Wang, Y. A.; Chen, C. M. Development of Nanotwins in Electroplated Copper and Its Effect on Shear Strength of Tin/Copper Joint. J. Alloys Compd. 2018, 765, 335–342.

(16) Lee, H.; Yu, T.-Y.; Cheng, H.-K.; Liu, K.-C.; Chan, P.-F.; Dow, W.-P.; Chen, C.-M. Impurity Incorporation in the Cu Electrodeposit and Its Effects on the Microstructural Evolution of the Sn/Cu Solder Joints. J. Electrochem. Soc. 2017, 164 (7), D457– D462.

(17) Yu, T.-Y.; Lee, H.; Hsu, H.-L.; Dow, W.-P.; Cheng, H.-K.; Liu, K.-C.; Chen, C.-M. Effects of Cu Electroplating Formulas on the Interfacial Microstructures of Sn/Cu Joints. J. Electrochem. Soc. 2016, 163 (13), D734–D741.

(18) Fürtauer, S.; Li, D.; Cupid, D.; Flandorfer, H. The Cu-Sn Phase Diagram, Part I: New Experimental Results. Intermetallics 2013, 34, 142–147.

ACS Paragon Plus Environment

36

Page 37 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

(19) Sobiech, M.; Krüger, C.; Welzel, U.; Wang, J.-Y.; Mittemeijer, E. J.; Hügel, W. Phase Formation at the Sn/Cu Interface during Room Temperature Aging: Microstructural Evolution, Whiskering, and Interface Thermodynamics. J. Mater.

Res. 2011, 26 (12), 1482–1493.

(20) Tu, K. N.; Thompson, R. D. Kinetics of Interfacial Reaction in Bimetallic CuSn Thin Films. Acta Metall. 1982, 30 (5), 947–952.

(21) Yin, L.; Wafula, F.; Dimitrov, N.; Borgesen, P. Toward a Better Understanding of the Effect of Cu Electroplating Process Parameters on Cu3Sn Voiding. J. Electron.

Mater. 2012, 41 (2), 302–312.

(22) Huang, T. S.; Tseng, H. W.; Hsiao, Y. H.; Cheng, C. H.; Lu, C. T.; Liu, C. Y. Abnormal Cu3Sn Growth and Kirkendall Formation Between Sn and (111) and (220) Preferred-Orientation Cu Substrates. Electrochem. Solid-State Lett. 2011, 14 (10), H393–H396.

(23) Van Leeuwen, M.; Kamminga, J. D.; Mittemeijer, E. J. Diffraction Stress Analysis

ACS Paragon Plus Environment

37

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 38 of 41

of Thin Films: Modeling and Experimental Evaluation of Elastic Constants and Grain Interaction. J. Appl. Phys. 1999, 86 (4), 1904.

(24) Welzel, U.; Leoni, M.; Mittemeijer, E. J. The Determination of Stresses in Thin Films; Modelling Elastic Grain Interaction. Philos. Mag. 2003, 83 (5), 603–630.

(25) Welzel, U.; Ligot, J.; Lamparter, P.; Vermeulen, A. C.; Mittemeijer, E. J. Stress Analysis of Polycrystalline Thin Films and Surface Regions by X-Ray Diffraction. J.

Appl. Crystallogr. 2005, 38 (1), 1–29.

(26) Song, J. Y.; Yu, J.; Lee, T. Y. Effects of Reactive Diffusion on Stress Evolution in Cu-Sn Films. Scr. Mater. 2004, 51 (2), 167–170.

(27) Yu, J.; Kim, J. Y. Effects of Residual S on Kirkendall Void Formation at Cu/Sn-3.5Ag Solder Joints. Acta Mater. 2008, 56, 5514–5523.

(28) Fearn, S. An Introduction to Time-of-Flight Secondary Ion Mass Spectrometry (ToF-

SIMS) and Its Application to Materials Science; 2053-2571; Morgan & Claypool Publishers, 2015.

ACS Paragon Plus Environment

38

Page 39 of 41 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Electronic Materials

(29) Ross, G.; Tao, X.; Broas, M.; Mäntyoja, N.; Vuorinen, V.; Graff, A.; Altmann, F.; Petzold, M.; Paulasto-Kröckel, M. Interfacial Void Segregation of Cl in Cu-Sn MicroConnects. Electron. Mater. Lett. 2017, 13 (4), 307–312.

ACS Paragon Plus Environment

39

ACS Applied Electronic Materials 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 40 of 41

TOC graphic

ACS Paragon Plus Environment

40

Segregated impurities

Page 41 ofACS 41 Applied Electronic Materials Sn t1

ε

η’ 1 2ε 3 4 Cu 5 6

Jva

t2

Cu

Jva

t3

t4

ACS void Paragon Plus Environment Intermetallic 500 nm

||S

||S