Reliable Multistate Data Storage with Low Power Consumption by

Subscriber access provided by Gothenburg University Library

Article

Reliable Multi-State Data Storage with Low-Power Consumption by Selective Oxidation of Pyramid-Structured Resistive Memory Youngjin Kim, Hanhyeong Choi, Hyun S Park, Moon Sung Kang, Keun-Young Shin, Sang-Soo Lee, and Jong Hyuk Park ACS Appl. Mater. Interfaces, Just Accepted Manuscript • DOI: 10.1021/acsami.7b10188 • Publication Date (Web): 16 Oct 2017 Downloaded from http://pubs.acs.org on October 21, 2017

Just Accepted “Just Accepted” manuscripts have been peer-reviewed and accepted for publication. They are posted online prior to technical editing, formatting for publication and author proofing. The American Chemical Society provides “Just Accepted” as a free service to the research community to expedite the dissemination of scientific material as soon as possible after acceptance. “Just Accepted” manuscripts appear in full in PDF format accompanied by an HTML abstract. “Just Accepted” manuscripts have been fully peer reviewed, but should not be considered the official version of record. They are accessible to all readers and citable by the Digital Object Identifier (DOI®). “Just Accepted” is an optional service offered to authors. Therefore, the “Just Accepted” Web site may not include all articles that will be published in the journal. After a manuscript is technically edited and formatted, it will be removed from the “Just Accepted” Web site and published as an ASAP article. Note that technical editing may introduce minor changes to the manuscript text and/or graphics which could affect content, and all legal disclaimers and ethical guidelines that apply to the journal pertain. ACS cannot be held responsible for errors or consequences arising from the use of information contained in these “Just Accepted” manuscripts.

ACS Applied Materials & Interfaces is published by the American Chemical Society. 1155 Sixteenth Street N.W., Washington, DC 20036 Published by American Chemical Society. Copyright © American Chemical Society. However, no copyright claim is made to original U.S. Government works, or works produced by employees of any Commonwealth realm Crown government in the course of their duties.

Page 1 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

ACS Applied Materials & Interfaces

Reliable Multi-State Data Storage with Low-Power Consumption by Selective Oxidation of PyramidStructured Resistive Memory Youngjin Kim,†,‡ Hanhyeong Choi,‡,⊥ Hyun S. Park,∬ Moon Sung Kang,# Keun-Young Shin,*,§ Sang-Soo Lee,*,†,‡ and Jong Hyuk Park*,‡

†

KU-KIST Graduate School of Converging Science and Technology, Korea University,

Seoul, 02841, Korea ‡

Photo-Electronic Hybrids Research Center, Korea Institute of Science and Technology,

Seoul, 02792, Korea ⊥

School of Chemical and Biological Engineering, Seoul National University, Seoul 08826,

Korea ∬Fuel

Cell Research Center, Korea Institute of Science and Technology, Seoul, 02792, Korea

#

Department of Chemical Engineering, Soongsil University, Seoul, 06978, Korea

§

Department of Materials Science and Engineering, Hallym University, 24252, Korea

*E-mail: (J.H.P.) [email protected], (S.-S.L.) [email protected], and (K.-Y.S.) [email protected] KEYWORDS: multilevel resistive memory, pyramidal electrode, tip-enhanced electric field, surface energy, conductive filament, resistive switching

1 ACS Paragon Plus Environment


1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 2 of 25

ABSTRACT Multilevel data storage using resistive random access memory (RRAM) has attracted significant attention for addressing the challenges associated with the rapid advances in information technologies. However, it is still difficult to secure reliable multilevel resistive switching of RRAM due to the stochastic and multiple formation of conductive filaments (CFs). Herein, we demonstrate that a single CF, derived from selective oxidation by a structured Cu active electrode, can solve the reliability issue. High-quality pyramidal Cu electrodes with a sharp tip are prepared via the template-stripping method. Morphologydependent surface energy facilitates the oxidation of Cu atoms at the tip rather than in other regions, and the tip-enhanced electric fields can accelerate the transport of the generated Cu ions. As a result, CF growth occurs mainly at the tip of the pyramidal electrode, which is confirmed by high-resolution electron microscopy and elemental analysis. The RRAM exhibits highly uniform and low forming voltages (the average forming voltage and its standard deviation for 20 pyramid-based RRAMs are 0.645 V and 0.072 V, respectively). Moreover, all multilevel resistance states for the RRAMs are clearly distinguished and show narrow distributions within one order of magnitude, leading to reliable cell-to-cell performance for MLC operation.


Page 3 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


1. INTRODUCTION Resistive random access memory (RRAM) is a device that modulates the resistance states through electrical stimulation for data storage.1 RRAM has great potential as a nextgeneration nonvolatile memory device to replace NAND flash memory.2-4 Among the RRAM devices reported to date, RRAM based on electrochemical metallization (ECM) in the active electrodes has attracted great interest due to its low cost, fast switching speed, low-power consumption, excellent scalability, and various switching materials.5-10 Increasing the data storage density of RRAM is essential for information processing and for addressing the challenges associated with the rapid advances in information technologies.11 The multilevel cell (MLC) technique is a promising method that allows storage of multiple bits on a single cell using multi resistance states.12-13 The key issue for MLC operation in RRAM is to separate each resistance state without overlap.12, 14-16 It has been difficult for conventional RRAM devices with a planar shape to ensure reliable MLC operation due to the large fluctuations of the resistance value arising from the stochastic and multiple formation of conductive filaments (CFs) in a single cell.12,

14, 17

Moreover, repeated operation of the

devices may result in fusion between the CFs, further deteriorating their MLC properties.17-22 A number of techniques have been studied to overcome problems with non-controlled CFs, including impurity doping,23-24 introduction of an interfacial layer,25-27 incorporation of an additional insulating structure,27-28 and insertion of metal nanoparticles.29 Despite some progress being acheived by these approaches, a large number of CFs are still formed in the insulating medium of the RRAM. It is because the oxidation process can occur simultaneously over the entire area of the active electrode. Therefore, it is necessary to develop a strategy for controlling the oxidation process of the active metal in a confined area, ideally forming a single isolated CF in one memory cell. Recently, we have reported that a pyramid-shaped Ag electrode is effective to control CF formation in RRAM via manipulation of electric fields.30 In the ECM mechanism, the oxidation of Cu is thermodynamically more favorable than Ag because the standard redox potential of Cu is lower than that of Ag.31 In addition, a sharp tip with a relatively small tip radius can be easily obtained with Cu because the grain size of Cu is smaller than that of Ag.32 Therefore, the exploitation of Cu pyramidal electrodes for RRAM will be beneficial in



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 4 of 25

achieving selective oxidation of the active electrodes and controlling CF formation in the device. Herein, we introduce pyramidal electrodes into RRAM to enable the selective oxidation of the active metal and control the formation of CFs. Pyramidal Cu active electrodes with a high-quality tip were prepared by the template-stripping method. The high surface energy and enhanced electric field at the pyramid tip allow the selective oxidation of Cu atoms at the tip, resulting in the controllable formation of CFs. The resulting RRAM device exhibited highly uniform MLC operation with reliable/low forming voltages and narrow cell-to-cell variation.

2. EXPERIMENTAL DETAILS Details of the fabrication and characterization methods are provided in the Supporting Information (Figure S1 and S2). 2.1. Preparation of Si templates The templates were fabricated with photolithographic techniques using a 100-nm-thick SiN layer/Si(100) wafer. Positive photoresist (PR) (GXR601; AZ Electronic Materials) were spincoated onto the pre-cleaned templates, and then exposed under an ultraviolet lamp using chrome-on-glass masks and a mask aligner (MA6; Karl Suss). The PR on the exposed areas was eliminated using a developing solution (AZ 325; AZ Electronic Materials). Then, the hole array patterns were developed on the PR layer. The hole patterns were transferred to the SiN layer by reactive-ion etching (RIE) (RIE 80 Plus; Oxford Instruments) with CF4 and O2 gases. The templates with inverted pyramid structures were prepared via an anisotropic etching process using 30% potassium hydroxide (KOH) solution at 60 °C for 10 min. Finally, the SiN layer was removed in a hydrofluoric acid solution, and the resulting templates were cleaned in a piranha solution.

2.2. Fabrication of Cu pyramid-based memory devices The fabrication procedure for the Cu pyramid-based memory devices is described in Figure S1 in the Supporting Information. A 140-nm-thick Cu layer was deposited on the Si template using a thermal evaporator (KVE-T4004L; Korea Vacuum Technology). The deposition rate was approximately 0.1 nm/s under a pressure of about 10-6 Torr. Thermally curable epoxy 4 ACS Paragon Plus Environment

Page 5 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


(EPO-TEK 377; Epoxy Technologies) was applied onto the top of the patterned film, and then a glass substrate was attached to peel off the Cu structures. The epoxy was cured at 150 °C for 1 h. The Cu pyramid structure was stripped off using a razor blade. A 140-nmthick Al2O3 layer, and a 40-nm-thick Pt layer, were deposited sequentially onto the stripped Cu pyramids via radio frequency (RF) and direct current (DC) magnetron sputtering (SME200E; ULVAC), respectively. The sputtering process was operated under a power of 150 W, a pressure of 5 mTorr with Ar, and a source-to-substrate distance of 15 cm. The Pt layer was deposited using a stainless steel mask with 25-µm-diameter holes.

2.3. Preparation of specimens for observation of conductive filaments To observe the CFs in the Cu pyramid-based RRAM, the specimens were prepared using the following process. First, a 2-µm-thick Pt layer was deposited on the RRAM to protect the pyramid structure. Second, a small area around the pyramid tips (length: 7.5 µm, width: 3 µm) was cut via focused ion beam (FIB) milling (Quanta 3D FEG; FEI), and then transferred onto a Cu grid. Third, DC voltage ranging from 0 to 50 mV was applied to the specimen using a Cr tip (Figure S2a in the Supporting Information). Finally, the width of the specimen was cut to about 100 nm via FIB milling (Figure S2b in the Supporting Information), and then the CF was observed using transmission electron microscopy (TEM).

2.4. Electromagnetic finite-element simulation for pyramid structures The electric field E in the pyramid-based RRAM was solved with the COMSOL multiphysics software using the following equation: = −∇, where V is the electric potential. The following parameters were obtained from the TEM measurements. The layer thickness was 140 nm for the Cu bottom electrode, 150 nm for the Al2O3 insulating layer, and 40 nm for the Pt top electrode. The radii of curvature were 20 nm at the bottom electrode, 110 nm at the insulating layer, and 180 nm at the top electrode. The refractive index of Al2O3 was set at 1.76 (the other parameters were obtained from the COMSOL material library). The maximum size of the mesh elements for the simulations was 100 nm; a high-resolution mesh was used around sharp features. The Cu electrode was set to an electrostatic potential of 0.645 V (which is the average forming voltage for 20 cells) and the Pt electrode was grounded.



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 6 of 25

2.5. Characterization The morphologies of the pyramid-based RRAM devices were observed using scanning electron microscopy (SEM) (JSM-6700F; JEOL). The current–voltage analysis for the memory devices was carried out under ambient conditions, using a semiconductor parameter analyzer (4155C; Hewlett-Packard) equipped with an SMU/pulse generator (81104 A; Agilent).


Page 7 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


3. RESULTS AND DISCUSSION Figure 1a shows an SEM image of the Cu pyramid arrays prepared by the template-stripping method. The template-stripped pyramid structures have a uniform and sharp tip with a radius of curvature of 20±2 nm. The tip radius indicates that the grain size of Cu is smaller than that of Ag, a key factor in the activity of the ECM reaction and enhancement of the electric field.31-33 The pyramid arrays had a uniform size that can provide scalability for the RRAM device. To fabricate a RRAM device, an Al2O3 layer and a Pt electrode were deposited on a Cu pyramid using a sputtering method. From the FIB and SEM analysis, it was observed that the Cu pyramid RRAM structure was fabricated successfully, and the thicknesses of the Cu, Al2O3, and Pt layers were about 140, 150, and 40 nm, respectively (Figure 1b). The radii of the Cu and Al2O3 tips were estimated at about 20 and 100 nm, respectively. The taper angle of the Cu tip was ~70.6 °, in accordance with the theoretical angle of KOH anisotropic etching for the silicon mask.34 The electroforming behaviors of the pyramid-based RRAM were observed using DC sweep analysis. The uniform forming voltage leads to reliable switching behaviors based on CF formation.17, 29-30 Figure 1c shows current-voltage (I-V) curves for the forming process of the 20 pyramid-based cells on a semi-logarithmic scale. Under a steady increase in applied positive voltage, the device remained in the high resistance state (HRS) and then abruptly switched to the low resistance state (LRS) in the low voltage range. During the DC sweep for each of the 20 pyramid-based cells, the forming voltages were confined to narrow and low ranges between 0.50–0.75 V, implying excellent reproducibility between cells and low-power consumption. Moreover, the average forming voltages and their standard deviation for the 20 pyramid-based cells were 0.645 V and 0.072 V, respectively (Figure 1d). The above results imply that a uniform CF formed in each cell. The distributions of the forming, SET, and RESET voltages of control devices containing unstructured, planar Cu electrodes were measured. Figure S3a and b in the Supporting Information show the I-V curves and the cumulative probability graph for the forming process of 20 conventional memory devices with planar electrodes. For the planar cells, the minimum compliance current (Icc) for electroforming was 0.1 mA (no forming behavior was observed at Icc less than 0.1 mA). The forming voltages of the planar devices were much higher (0.8–8.9 V) than those obtained in the pyramid-based devices (0.5–0.75 V) (Figure 1c,



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 8 of 25

d). During the DC sweeping analysis for 50 cycles, the SET and RESET voltages of the devices with planar electrodes were widely distributed between 0.55 and 9.12 V and between -0.13 and -2.88 V, respectively (Figure S3c and d in the Supporting Information). The performance of the devices with planar electrodes cannot be directly compared to that of the devices with pyramidal electrodes due to the different Icc values. However, it can still be concluded that the memory devices with pyramidal electrodes require lower operating power and exhibit more stable switching behaviors.


Page 9 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Figure 1. (a) Scanning electron microscopy (SEM) images of Cu pyramid arrays. The images were tilted 54° from normal. The inset in (a) is a high-magnification image of the tip region of the Cu pyramid. (b) Cross-sectional image for Pt/Al2O3/Cu pyramid RRAM. (c) Currentvoltage (I-V) curves for the forming process of 20 pyramid-based cells on a semi-logarithmic scale. The devices were tested under the following conditions: voltage sweep rate: 0.05 V/s, and compliance current: 0.1 µA. The area of the Pt top electrode was about 490 µm2 (diameter: 25 µm) for each cell. (d) Histograms of the forming voltage in each unit cell.



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 10 of 25

The multilevel switching performance of RRAM devices based on a pyramid structure, such as SET and RESET voltages, was measured using DC sweep analysis. As shown in Figure 2a, when positive voltages were applied to the pyramid-based RRAM under different Icc values of 0.1, 0.5, and 1 µA during the SET process, three different LRSs could be distinguished clearly. During the resistive switching process, the RESET current increased with increasing Icc. The resistive switching behavior is attributed to the size of Cu CFs, which is directly related to the value of Icc in the CF model: the filament size gradually increases with increasing Icc during forming or SET processes.17, 35 The HRS remained at almost the same current for all three states. Therefore, the device has four well-distinguished states, i.e., one HRS and three different LRSs, implying the capacity for multi-bit storage. When multilevel switching tests were performed on 20 pyramid-based cells, three different LRSs were still distinguished without overlap (Figure S4 in the Supporting Information). Moreover, the SET and RESET voltages exhibited narrow distributions between 0.20–0.40 V and -0.20– -0.30 V, respectively. Based on the DC sweep results, electric-pulse-induced-resistance (EPIR) switching tests on three pyramid-based cells, randomly chosen from the 20 electro-formed memory cells, were conducted under SET and RESET voltage pulses of different amplitudes. Positive pulses of 0.32, 0.40 and 0.47 V, with a pulse width of 500 ns, were applied to the pyramid-based cell to switch between the three different LRSs. Moreover, a negative pulse of -0.35 V was employed with a pulse width of 500 ns to successfully obtain the HRS. As shown in Figure 2b, each resistance state of the three pyramid-based RRAMs under EPIR mode was highly stable, without overlap for 100 cycles. The write and erase energies, including the MLC states, showed ultralow power consumption of below 0.5 µW; the power consumption values are summarized in Table 1. Figure 2c shows the distribution of the resistance states, including three LRSs and one HRS, for the three pyramid-based RRAMs. For all RRAM samples, all of the resistance states were separated clearly from each other and the resistance values in each of the four resistance states had narrow distributions within one order of magnitude. The range of each resistance state is shown in Table 1. From the above results, we confirmed that filament growth controlled by the oxidation process can both ensure reliable cycle-to-cycle MLC performance and obtain cell-to-cell MLC uniformity. In general, lowering the value of Icc is an effective method for reducing power consumption.36 However, as mentioned above, the value of Icc is related to the diameter of a 10 ACS Paragon Plus Environment

Page 11 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


CF; thus, long retention of LRS might become a problem under low Icc values.35, 37-38 Figure 2d shows the retention properties of the pyramid-based cell for four resistance states at room temperature. The resistance values, including the one HRS and three LRSs, remained almost the same for 105 sec under the read voltages at 0.1 V. This is presumably because dense CFs were formed by the localized injection of Cu ions via the tip-enhanced electric field, as reported previously for an Ag pyramid-based RRAM device.39 These robust CFs resist selfdissolution from atomic diffusion and can maintain LRS retention with ultralow power.



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 12 of 25

Figure 2. (a) Direct current (DC) sweeping results of pyramid-based cells according to different Icc values of 0.1, 1, and 10 µA. (b) Electric pulse-induced resistance testing was done under the following conditions: 00: -0.35 V, 01: 0.32 V, 10: 0.4 V, and 11: 0.47 V, with 500 ns pulse-width. (c) Cumulative plot of the resistance states, including three low resistance states (LRSs) and one high resistance state (HRS). (d) Retention performance for different resistance states at room temperature. During the retention test, the read voltage was 0.1 V.


Page 13 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Table 1. Summary of the calculated power consumption (and range) for each resistance state of the three pyramid-based RRAM devices. Average Set Power

Average Reset Power

Minimum/Maximum value

(Watt)

(Watt)

of resistance (Ω)

01

1.94E-08

4.28E-08

1.42E+06 / 2.53E+06

10

6.67E-08

1.60E-07

5.55E+05 / 8.95E+05

11

2.43E-07

3.95E-07

1.89E+05 / 3.15E+05

RRAM devices having a pyramid structure were prepared by FIB milling to observe CF formation. Figure 3a shows a scanning transmission electron microscopy (STEM) image of the pyramid structure RRAM without any external voltage. From the line-mapping analysis, it is apparent that no Cu atoms were observed within the Al2O3 medium (Figure 3b). On the basis of the MLC results, positive DC voltages of 0.3 V and 0.5 V were applied to each active Cu electrode with respect to the Pt electrodes. Surprisingly, oxidation was observed only at the tip in both samples, and no other regions of oxidation were observed in the pyramid structure RRAM, as shown in Figure S3 in the Supporting Information. From the linemapping results in Figure 3d and f, the CF element was identified as Cu. Thus, the resistive switching behavior of the pyramid-based RRAM deviance proceeded via ECM of Cu near the tip region. Another interesting result concerns the number of Cu atoms in the line mapping results. Each CF exhibited different numbers of Cu atoms at different applied voltages. A greater number of Cu atoms were observed at an applied voltage of up to 0.5 V, which means that higher external stimulus produces denser CFs. Therefore, the multilevel switching behaviors in our structured RRAM can be understood as the growth of vertical and dense Cu CFs. These results can be interpreted according to the theory of subsequent lateral widening/retention of CFs.



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 14 of 25

Figure 3. Scanning transmission electron microscopy (STEM) images and results of line mapping analysis of pyramid-based cells. (a) and (b) show the results obtained without external voltages. (c) and (d) show the results of applying external voltage up to 0.3 V. (e) and (f) shows the results of applying external voltage up to 0.5 V. The orange lines show the positions of line profile measurement.


Page 15 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


To interpret such selective CF growth near the pyramid tips, it is necessary to understand the resistive switching mechanism of the pyramid-based RRAM device. We attribute this phenomenon to the two geometrical effects arising from the pyramid structure. The first is the difference in surface energy between the tip region and the other region due to the pyramidal structure.8 The surface energy (γ) of a Cu atom according to its position can be calculated using the following equation:40-41

γ =

(1)

where Es is the energy of the surface block of the Cu atom, Eb is the energy of an equal number of Cu atoms in the bulk, and A is the surface area. The surface energy of a Cu atom is the sum of the interaction energy among all Cu atoms. Therefore, the surface energy of a Cu atom increases as the number of neighboring Cu atoms decreases. Thus, a Cu atom at the tip has a higher surface energy than a Cu atom at other sites. Figure 4 shows a schematic illustration of the forming process for Cu filaments. The Cu atom at (i) the top site has the highest surface energy because it interacts with only one other Cu atom, implying that this Cu atom is the easiest one to oxidize. The generated Cu ion migrates to the inert Pt counter electrode, and then the ion is reduced to a Cu atom. After the Cu atom at site (i) is oxidized, the atoms at edge sites (ii) and (iii), which have relatively higher surface energy compared to other regions, would be oxidized subsequently. The repetition of these processes forms a Cu filament. Consequently, the Cu filament forms exclusively and easily in the tip region.



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 16 of 25

Figure 4. Schematic illustration of forming behaviors in the pyramid-based cell. The nucleation and growth of Cu filaments occur predominantly at the tip due to the tip-enhanced electric field as well as the high surface energy. Since the tip of the Cu pyramid is rapidly oxidized, the filament has grown widely in various directions.


Page 17 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


The second effect is the tip-enhanced electric fields, which induce a reduction in the activation energy barrier for the migration of Cu ions in the Al2O3 medium.42 To estimate the electric fields in the pyramid-based RRAM device, electrostatic properties were estimated using finite-element modeling in the COMSOL multi-physics software, based on the geometric parameters measured using TEM, as shown in Figure 5a. When an average forming potential of 0.645 V was applied between the Cu and Pt electrodes, the electric field near the tip region of Cu was significantly enhanced. In particular, the electric fields decreased rapidly away from the tip (Figure S6 in the Supporting Information). The electric fields near the tip with various tip angles in the pyramid-based memory devices were estimated by finite-element modeling (Figure S7 in the Supporting Information). The magnitude of the electric fields near the tip increased with decreasing the tip angle. In other words, a low angled pyramid tip can facilitate the ionization of Cu atoms at the tip, implying that the performance of the pyramid-based devices can be further improved. Figure S8 in the Supporting Information shows a simulation result for the electric fields near the tip. The arrows indicate the direction of migration of the Cu ions generated at the tip according to the gradient of the electric fields. However, the actual CF was widely grown in various directions (Figure 3). It is presumably due to the explosive oxidation of Cu atoms at the pyramid tip. When the electric potential is applied, the tip of the pyramid is rapidly oxidized due to the high surface energy and the tip-enhanced electric field. Therefore, a large number of Cu ions are instantaneously supplied near the tip, and they can be transported in various directions, alleviating the effect of the electric fields on the CF growth direction. Compared with the magnitudes of the electric field on the planar region, the electric field near the tip region was larger by 2.5 times, respectively (Figure S6 in the Supporting Information). Figure 5b shows the ion-hopping mechanism for the tip-enhanced effect in the pyramid-based memory device. The energy barrier of ion-hopping can be represented by:3, 4344

∆ = ∆ −

(2)

where ∆W and ∆ are the energy barrier with and without the electric field, a is the hopping distance, and E is the applied electric field. From equation (2), the energy barrier for ion-hopping can be lowered by enhancing the electric field. Because the electric field in the tip region of the pyramid-based RRAM is higher than those in the plane and edge of the pyramid, ion-hopping can be facilitated in the tip region. In addition, the ion-hopping current density (Jhop) can be expressed as:3, 43-44 17 ACS Paragon Plus Environment


1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Jhop = 2zecaν exp −

Page 18 of 25

sinh

(3)

where c is the concentration of Cu2+ ions and ν is the frequency factor at trap sites. Figure 5c shows the double-logarithmic I-V curve. This curve exhibits an uncommon tendency compared to typical memory devices. The switching mechanism for typical RRAM devices generally involves a change from ohmic conduction to another conduction mechanism. such as

space-charge-limited-conduction

(SCLC),

Poole−Frenkel

(P-F)

emission

or

Fowler−Nordheim (F−N) tunneling.45-46 However, in our case, a slope of about ~3.23 (range: 0–0.15 V) is seen before the appearance of ohmic conduction, because of the enhanced electric field and surface energy affecting Cu oxidation and ion-hopping near the tip region.3, 43-44

After that, the current values typically changed from ohmic conduction (I ∝ V1.1) to

Child’s square law conduction (I ∝ V2.27), i.e., the SCLC mechanism. Consequently, the Cu filament is developed only at the tip region of the pyramids and the forming voltages in the pyramid-based cell are fixed within a uniform range because of the high surface energy and enhanced electric field. This leads to highly uniform cell-to-cell MLC performance.


Page 19 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Figure 5. (a) Simulation results of the electric fields near the tip region of the pyramid-based RRAM device under an electric potential of 0.645 V, which was obtained using COMSOL multi-physics software. (b) Schematic diagram of the Cu ion-hopping mechanism. Top: without externally applied potential, middle: with application of electric potential, and bottom: according to the electric field enhancement via the Cu tip of the pyramid structure. (c) The double-logarithmic I-V curve of the Cu pyramid-based memory device on electroforming.



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 20 of 25

4. CONCLUSIONS In summary, we have demonstrated that selective oxidation, derived from a structured active electrode, enables reliable multilevel resistive switching and low-power consumption in RRAM devices. High-quality Cu pyramid arrays with uniform size and a sharp tip were fabricated via the template-stripping method, and employed as the active electrodes. The tipenhanced electric field and high surface energy of the Cu pyramid facilitated ionization of Cu atoms and fast migration of generated Cu ions to the counter electrode. Therefore, selective oxidation near the tip region of the structured, active Cu electrode enabled controlled growth of a single Cu CF, suppressing CF growth in other regions and utilizing lower forming powers. The location control of CFs in RRAM was achieved with highly uniform forming voltages and low power consumption, leading to reliable cell-to-cell performance for MLC operation. This result has great potential for practical application in high-storage RRAM technology.

ASSOCIATED CONTENT Supporting Information Schematic diagram for the preparation process of Cu pyramid-based resistive memories; experimental setup to observe conductive filaments in resistive memory devices; I-V curves and cumulative probability graph for the forming process of 20 film-based memory device and cycle test; I-V characteristics with controlled compliance currents for MLC operation in 20 pyramid-based memory devices; cross sectional TEM images of electro-formed RRAM; simulation results of the electric fields for the Pt/Al2O3/Cu pyramid-based RRAM; finiteelement modeling to estimate the electric field near the tip with various angles in the pyramid-based memory devices; the direction of migration of the generated Cu ions according to the gradient of the electric fields. This material is available free of charge via the Internet at http://pubs.acs.org.

AUTHOR INFORMATION


Page 21 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Corresponding Author *E-mail: (J.H.P.) [email protected], (S.-S.L.) [email protected], and (K.-Y.S.) [email protected]

Notes The authors declare no competing financial interest.

ACKNOWLEDGMENTS We acknowledge the financial support from the R&D Convergence Program of National Research Council of Science and Technology of Republic of Korea and a Korea Institute of Science and Technology internal project. S.-S.L. appreciates the research grant from the KUKIST Graduate School. This research was also supported by Hallym University Research Fund, 2017 (HRF-201703-005).



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 22 of 25

REFERENCES

(1) Pan, F.; Gao, S.; Chen, C.; Song, C.; Zeng, F. Recent Progress in Resistive Random Access Memories: Materials, Switching Mechanisms, and Performance. Mater. Sci. Eng., R 2014, 83, 1-59. (2) Yang, J. J.; Strukov, D. B.; Stewart, D. R. Memristive Devices for Computing. Nat. Nanotechnol. 2013, 8, 13-24. (3) Waser, R.; Dittmann, R.; Staikov, G.; Szot, K. Redox-Based Resistive Switching Memories - Nanoionic Mechanisms, Prospects, and Challenges. Adv. Mater. 2009, 21, 26322663. (4) Sawa, A. Resistive Switching in Transition Metal Oxides. Mater. Today 2008, 11, 28-36. (5) Wang, G.; Yang, Y.; Lee, J. H.; Abramova, V.; Fei, H.; Ruan, G.; Thomas, E. L.; Tour, J. M. Nanoporous Silicon Oxide Memory. Nano Lett. 2014, 14, 4694-4699. (6) Kim, K.-H.; Hyun Jo, S.; Gaba, S.; Lu, W. Nanoscale Resistive Memory with Intrinsic Diode Characteristics and Long Endurance. Appl. Phys. Lett. 2010, 96, 053106. (7) Zhu, X.; Su, W.; Liu, Y.; Hu, B.; Pan, L.; Lu, W.; Zhang, J.; Li, R. W. Observation of Conductance Quantization in Oxide-Based Resistive Switching Memory. Adv. Mater. 2012, 24, 3941-3946. (8) Nicolas, O.; David, G.; Alejandro, S. Atomic Origin of Ultrafast Resistance Switching in Nanoscale Electrometallization Cells. Nat. Mater. 2015, 14, 440-446. (9) Gao, S.; Song, C.; Chen, C.; Zeng, F.; Pan, F. Dynamic Processes of Resistive Switching in Metallic Filament-Based Organic Memory Devices. J. Phys. Chem. C. 2012, 116, 1795517959. (10) Gao, S.; Song, C.; Chen, C.; Zeng, F.; Pan, F. Formation Process of Conducting Filament in Planar Organic Resistive Memory. Appl. Phys. Lett. 2013, 102, 141606. (11) Ranganathan, P. From Micro-Processors to Nanostores: Rethinking Data-Centric Systems. Computer 2011, 44, 39-48. (12) Kim, K. M.; Lee, S. R.; Kim, S.; Chang, M.; Hwang, C. S. Self-Limited Switching in Ta2O5/TaOx Memristors Exhibiting Uniform Multilevel Changes in Resistance. Adv. Funct. Mater. 2015, 25, 1527-1534. (13) Aziza, H.; Ayari, H.; Onkaraiah, S.; Moreau, M.; Portal, J. M.; Bocquet, M., Multilevel Operation in Oxide Based Resistive RAM with Set Voltage Modulation. Design and Technology of Integrated Systems in Nanoscale Era (DTIS), 2016 International Conference on, IEEE: 2016; pp 1-5. (14) Prakash, A.; Park, J.; Song, J.; Woo, J.; Cha, E.-J.; Hwang, H. Demonstration of Low Power 3-Bit Multilevel Cell Characteristics in a TaOx-Based RRAM by Stack Engineering. IEEE Electron Device Lett. 2015, 36, 32-34. (15) Gao, S.; Zeng, F.; Chen, C.; Tang, G.; Lin, Y.; Zheng, Z.; Song, C.; Pan, F. Conductance Quantization in a Ag Filament-Based Polymer Resistive Memory. Nanotechnology 2013, 24, 335201. (16) Gao, S.; Chen, C.; Zhai, Z.; Liu, H. Y.; Lin, Y. S.; Li, S. Z.; Lu, S. H.; Wang, G. Y.; Song, C.; Zeng, F.; Pan, F. Resistive Switching and Conductance Quantization in Ag/SiO2/Indium Tin Oxide Resistive Memories. Appl. Phys. Lett. 2014, 105, 063504. (17) Krishnan, K.; Aono, M.; Tsuruoka, T. Kinetic Factors Determining Conducting Filament Formation in Solid Polymer Electrolyte Based Planar Devices. Nanoscale 2016, 8, 1397613984. (18) Chang, T.; Jo, S.-H.; Lu, W. Short-Term Memory to Long-Term Memory Transition in a 22 ACS Paragon Plus Environment

Page 23 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Nanoscale Memristor. ACS Nano 2011, 5, 7669-7676. (19) Nagareddy, V. K.; Barnes, M. D.; Zipoli, F.; Lai, K. T.; Alexeev, A. M.; Craciun, M. F.; Wright, C. D. Multilevel Ultrafast Flexible Nanoscale Nonvolatile Hybrid Graphene OxideTitanium Oxide Memories. ACS Nano 2017, 11, 3010-3021. (20) Khurana, G.; Misra, P.; Katiyar, R. S. Multilevel Resistive Memory Switching in Graphene Sandwiched Organic Polymer Heterostructure. Carbon 2014, 76, 341-347. (21) Bai, Y.; Wu, H.; Wu, R.; Zhang, Y.; Deng, N.; Yu, Z.; Qian, H. Study of Multi-Level Characteristics for 3D Vertical Resistive Switching Memory. Sci. Rep. 2014, 4, 5780. (22) Yoon, J. H.; Kim, K. M.; Song, S. J.; Seok, J. Y.; Yoon, K. J.; Kwon, D. E.; Park, T. H.; Kwon, Y. J.; Shao, X.; Hwang, C. S. Pt/Ta2O5/HfO2-x/Ti Resistive Switching Memory Competing with Multilevel NAND Flash. Adv. Mater. 2015, 27, 3811-3816. (23) Zhuge, F.; Peng, S.; He, C.; Zhu, X.; Chen, X.; Liu, Y.; Li, R. W. Improvement of Resistive Switching in Cu/ZnO/Pt Sandwiches by Weakening the Randomicity of the Formation/Rupture of Cu Filaments. Nanotechnology 2011, 22, 275204. (24) Yoon, J.; Choi, H.; Lee, D.; Park, J.-B.; Lee, J.; Seong, D.-J.; Ju, Y.; Chang, M.; Jung, S.; Hwang, H. Excellent Switching Uniformity of Cu-Doped MoOx/GdOx Bilayer for Nonvolatile Memory Applications. IEEE Electron Device Lett. 2009, 30, 457-459. (25) You, B. K.; Byun, M.; Kim, S.; Lee, K. J. Self-Structured Conductive Filament Nanoheater for Chalcogenide Phase Transition. ACS Nano 2015, 9, 6587-6594. (26) Ryu, S. W.; Ahn, Y. B.; Kim, H. J.; Nishi, Y. Ti-Electrode Effects of NiO Based Resistive Switching Memory with Ni Insertion Layer. Appl. Phys. Lett. 2012, 100, 133502. (27) Yoo, H. G.; Byun, M.; Jeong, C. K.; Lee, K. J. Performance Enhancement of Electronic and Energy Devices via Block Copolymer Self-Assembly. Adv. Mater. 2015, 27, 3982-98. (28) You, B. K.; Park, W. I.; Kim, J. M.; Park, K.-I.; Seo, H. K.; Lee, J. Y.; Jung, Y. S.; Lee, K. J. Reliable Control of Filament Formation in Resistive Memories by Self-Assembled Nanoinsulators Derived from a Block Copolymer. ACS Nano 2014, 8, 9492-9502. (29) Liu, Q.; Long, S.; Lv, H.; Wang, W.; Niu, J.; Huo, Z.; Chen, J.; Liu, M. Controllable Growth of Nanoscale Conductive Filaments in Solid-Electrolyte-Based ReRAM by Using a Metal Nanocrystal Covered Bottom Electrode. ACS Nano 2010, 4, 6162-6168. (30) Shin, K.-Y.; Kim, Y.; Antolinez, F. V.; Ha, J. S.; Lee, S.-S.; Park, J. H. Controllable Formation of Nanofilaments in Resistive Memories via Tip-Enhanced Electric Fields. Adv. Electron. Mater. 2016, 2, 1600233. (31) Bard, A. J.; Parsons, R.; Jordan, J., Standard Potentials in Aqueous Solution. CRC press: 1985; Vol. 6. (32) McPeak, K. M.; Jayanti, S. V.; Kress, S. J.; Meyer, S.; Iotti, S.; Rossinelli, A.; Norris, D. J. Plasmonic Films Can Easily Be Better: Rules and Recipes. ACS Photonics 2015, 2, 326333. (33) Tappertzhofen, S.; Mundelein, H.; Valov, I.; Waser, R. Nanoionic Transport and Electrochemical Reactions in Resistively Switching Silicon Dioxide. Nanoscale 2012, 4, 3040-3043. (34) Lindquist, N. C.; Nagpal, P.; McPeak, K. M.; Norris, D. J.; Oh, S. H. Engineering Metallic Nanostructures for Plasmonics and Nanophotonics. Rep. Prog. Phys. 2012, 75, 036501. (35) Kim, K. M.; Hwang, C. S. The Conical Shape Filament Growth Model in Unipolar Resistance Switching of TiO2 Thin Film. Appl. Phys. Lett. 2009, 94, 122109. (36) Ielmini, D. Resistive Switching Memories Based on Metal Oxides: Mechanisms, Reliability and Scaling. Semicond. Sci. Technol. 2016, 31, 063002. (37) Liu, Q.; Long, S.; Wang, W.; Tanachutiwat, S.; Li, Y.; Wang, Q.; Zhang, M.; Huo, Z.; Chen, J.; Liu, M. Low-Power and Highly Uniform Switching in ZrO2-Based ReRAM with a 23 ACS Paragon Plus Environment


1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Page 24 of 25

Cu Nanocrystal Insertion Layer. IEEE Electron Device Lett. 2010, 31, 1299-1301. (38) Sun, H.; Lv, H.; Liu, Q.; Long, S.; Wang, M.; Xie, H.; Liu, X.; Yang, X.; Niu, J.; Liu, M. Overcoming the Dilemma between Reset Current and Data Retention of RRAM by Lateral Dissolution of Conducting Filament. IEEE Electron Device Lett. 2013, 34, 873-875. (39) Zhao, X.; Liu, S.; Niu, J.; Liao, L.; Liu, Q.; Xiao, X.; Lv, H.; Long, S.; Banerjee, W.; Li, W.; Si, S.; Liu, M. Confining Cation Injection to Enhance CBRAM Performance by Nanopore Graphene Layer. Small 2017, 1603948. (40) Menzel, S.; Kaupmann, P.; Waser, R. Understanding Filamentary Growth in Electrochemical Metallization Memory Cells Using Kinetic Monte Carlo Simulations. Nanoscale 2015, 7, 12673-12681. (41) Oura, K.; Lifshits, V.; Saranin, A.; Zotov, A.; Katayama, M., Surface Science: An Introduction. Springer Science & Business Media: 2013. (42) Bard, A. J.; Faulkner, L. R., Electrochemical Methods: Fundamentals and Applications. 2nd ed.; John Wiley & Sons: New York, 2001. (43) Menzel, S.; Böttger, U.; Wimmer, M.; Salinga, M. Physics of the Switching Kinetics in Resistive Memories. Adv. Funct. Mater. 2015, 25, 6306-6325. (44) Valov, I.; Waser, R.; Jameson, J. R.; Kozicki, M. N. Electrochemical Metallization Memories—Fundamentals, Applications, Prospects. Nanotechnology 2011, 22, 289502. (45) Chiu, F.-C. A Review on Conduction Mechanisms in Dielectric Films. Adv. Mater. Sci. Eng. 2014, 2014, 1-18. (46) Lim, E.; Ismail, R. Conduction Mechanism of Valence Change Resistive Switching Memory: A Survey. Electronics 2015, 4, 586-613.


Page 25 of 25

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


TOC figure


Reliable Multistate Data Storage with Low Power Consumption by

Recommend Documents